FPGA Packet Processor

Description:

UART-hosted packet processor for the iCEBreaker FPGA board. The design turns a single UART link into a framed packet transport, parses a compact IPv4/UDP-inspired packet format in hardware, classifies packets against programmable rules, optionally rewrites header fields, maintains counters, and returns metadata or transformed packets back to a Python host.